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Design and Control of
Next Generation Distribution Frames
Davide Cuda, Paolo Giaccone, Massimo Montalto
Dipartimento di Elettronica, Politecnico di Torino, Italy
Abstract
In today’s access networks, the permutation of circuits connecting the sub-
scriber lines to Plain Old Telephone Service (POTS) and to Digital Subscriber
Line Access Multiplexers (DSLAMs) occurs in the Main Distribution Frame
(MDF) and is still manually configured. However, new market regulations and
new policies adopted by operators require increasingly more frequent permuta-
tions, making the manual configuration activity particularly expensive. Very
recently, Automated MDFs (AMDF) have been developed to provide inexpen-
sive and almost real-time switching capability. Our study, based on more than
50 years of research activities on architectures for circuit switching, is focused
on overcoming the limits of classical architectures. In fact, strictly non-blocking
multistage networks are too expensive, as a consequence of the large number
of ports they require (sometimes exceeding 100,000). In addition, rearrange-
able multistage networks can temporarily interrupt active circuits, affecting the
performance of ADSL subscriber lines.
As a possible solution to these problems, we propose the design of AMDFs
based on Non-Interruptive Rearrangeable (NIR) networks. We show how to
optimize the routing control to minimize the setup time of a circuit and to
exploit output grouping. We believe that the solution described above is not
only relevant for the theory of multistage interconnection networks, but also for
the design and operation of large AMDFs.
Keywords: Multistage switching architectures, non-interruptive networks.
1. Introduction
In the access segment of a telecommunication network, as shown in Fig. 1,
the Main Distribution Frame (MDF) is placed at the central office and provides
many carriers with the possibility to reach the subscriber lines and connect them
to the Digital Subscriber Line Access Multiplexers (DSLAMs) and to the Plain
IThe research leading to these results has received funding from the European Union
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Figure 1: Basic scheme of the current access network.
Old Telephone Services (POTS). The MDF is basically a circuit switch, which
has been manually operated so far because requests of setting up or tearing
down connections were mostly occasional. However, new telecommunication
market regulations and current efforts to reduce the energy consumption in the
access network impose new operational requirements that can be met only by
almost real-time switching operations.
On the one hand, over the last 15-20 years, because of the new telecommu-
nication market regulations in North American and European countries, com-
petition has been increasing in the context of the access network. The variety of
Internet Service Provides (ISPs) coexisting in a central office and the consequent
offer diversification have increased access network complexity. Migration of cus-
tomers among carriers (churn) continues to grow at high rates due to market
rivalry and networks evolution. According to [1] and [2], carriers experience on
average a 30-35% yearly churn rate (i.e., percentage of customers changing their
carrier each year). As a result, operating the access network, heavily influenced
by truck rolls, is today an expensive, slow and fault-prone process.
On the other hand, access networks represent the main contribution of the
overall energy consumption of the Internet [3, 4]. Indeed, since all the Asym-
metric Digital Subscriber Line (ADSL) subscribers are connected uniformly to
the linecards of many DSLAMs, all these linecards/DSLAMs are always pow-
ered on, independent of the activity of the ADSL users. Nowadays some large
European ISPs [5] are devising and evaluating smart policies to concentrate ac-
tive users during off-peak hours onto few linecards/DSLAMs and to power off
all the other ADSL interfaces. Note that this process requires aggregating all
the inactive ADSL subscribers on a few ports and implementing some (in-band
or out-band) wake-on-ADSL mechanisms, still proprietary and not included in
the ANSI/ITU ADSL standards. Thanks to the large variability in the traffic
load [6], powering on/off single linecards or whole DSLAMs may lead to a rele-
vant power saving, when such a process is operated daily, based on the activity
of each subscriber line.
1.1. From traditional to next-generation MDFs
Fig. 2 shows the basic structure of an MDF, switching the subscriber lines
to the different carriers. The Incumbent Local Exchange Carrier (ILEC) is the
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main carrier, whereas the Competitive Local Exchange Carriers (CLEC) are
the other (minor) carriers. As convention, we assume that subscriber lines are
at the inputs (left ports) of the switch, and the carriers with their DSLAMs
are at the outputs (right ports) of the switch. Note that the concept of input
and output side is fictitious in this scenario, since the electric circuits allow the
communication in both directions.
ILECs are traditionally responsible for managing the MDF. The design of
MDFs follows some requirements dictated by the ILEC and leading to a port
share-out proportional to the market presence. Quite often, the switch of a MDF
is asymmetric, since the ports connected to the carriers are around 1.5 times
the number of ports connected to the subscriber lines. In fact, the ILEC owns
the MDF, which is dimensioned to support the connectivity to all the customer
lines of the central office. Hence, the largest fraction of ports is assigned to the
ILEC and the remaining ports are spread on different CLECs.
From the switching point of view, the main requirements to design a tradi-
tional MDF were the following: (i) non-blocking behavior, (ii) full connectivity
between the input and output ports, (iii) large number of ports (1,000-10,000).
These requirements have been met by engineering the cabling system and the
patch panels, to reduce to a minimum manual operations.
Instead, automatic MDFs support a very large number of input/output
ports; 10,000-100,000 ports are already available in commercial products [7,
8, 9, 10]. Different approaches are adopted for their design. One possible ap-
proach consists of adopting a robot that performs the connections directly on
the patch panel [11].
The most common approach is to interconnect many basic switching modules
according to the classical schemes adopted in multistage circuit switching net-
works. The basic switching modules are implemented with a particular technol-
ogy, peculiar to the AMDF manufacturer. Commercial AMDFs employ electro-
mechanical relays [7] or MEMS (Micro Electro-Mechanical Systems) [10, 12, 13]
as crosspoints (i.e., basic switching devices), whereas new promising technolo-
gies appear to be NEMS (Nano Electro Mechanical Systems) [14] and TEMS
(Transparent Embedded Magnetic Switch) [15]. Independently from the tech-
nology adopted, the switching architectures are based on classical rearrangeable
Clos networks [16], since they allow good scalability in terms of cost, measured
as the number of crosspoints (or basic modules), when the size of the switch is
very large.
CLEC4
CLEC3
CLEC2
CLEC1
ILEC
OperatorsCustomers
MDF
Figure 2: Example of asymmetric MDF connecting the subscriber lines to one ILEC and four
CLEC carriers.
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Due to the large number and high frequency of reconfigurations, next-gene-
ration AMDFs will have to support switching operations which are transparent
for pre-existing circuits, i.e. new circuit requests must “not-interrupt” any other
circuit that is already set up. In particular, such a not-interruptive (NIR) prop-
erty is crucial for ADSL subscriber lines, since active ADSL lines are not robust
to interruptions in the electrical continuity of the circuit. Indeed, in the case
of an interruption, the ADSL connection enters a retrain phase to adapt to the
dynamic channel conditions [17]; however, this process takes between 1 and 10
seconds, which is not acceptable for frequent (daily) reconfigurations. Thus, the
NIR property represents a make-or-break requirement, and actual AMDF de-
signs do not satisfy it when based on classical rearrangeable non-blocking (RNB)
networks, in which pre-existing circuits can be temporary interrupted when
adding a new circuit. Alternative architectures, based on strictly non-blocking
(SNB) networks, satisfy the NIR requirement by construction, but their cost
is almost twice the one of RNB networks. Thus SNB networks are a viable
alternative only when used in small size switches.
Recently, the seminal work in [18] has shown the design of NIR networks
with a cost very close to classical RNB networks, but the proposed architecture
is not optimized for the particular scenarios considered in our work. Further-
more, some cheap electro-mechanical technologies adopted to implement each
switching module (e.g. in case of relays) require a non-negligible amount of time
(seconds or even minutes) to change their internal state and reconfigure. To
avoid interruptions, the reconfiguration algorithm follows a particular sequence
of module configurations, that cannot be parallelized. In NIR networks, the
number of reconfiguration steps may grow with the size of the AMDF. Thus,
for large networks the overall reconfiguration time can become order of min-
utes/hours, unacceptable for practical deployment.
Furthermore, the AMDF must connect each specific subscriber line to any
port of a given carrier. A change of carrier requires connecting the user to
any port of the carrier’s DSLAMs; in case of daily user aggregation to save
energy, the user must be connected to any port of a powered-on linecard. As a
consequence, it is possible to define a group as the set of either (i) all the ports
of a DSLAM linecard, or (ii) all the ports of a DSLAM, or (iii) all the ports of
a carrier, depending on the scenario. Each switching connection is defined as a
couple (input port, group). This fact can be exploited to reduce the final cost
of the switch.
In this paper we show how to optimize jointly the design and the routing
control of multistage switching networks, expressively designed for AMDFs. We
have considered only NIR architectures, without considering RNB networks,
which cannot cope with frequent reconfigurations, and SNB networks, whose
cost is too high, being almost twice than NIR networks. The main contributions
of our work are (i) the methodology to design, at minimal cost, NIR networks
that support output grouping and minimize reconfiguration times, (ii) to propose
the corresponding routing algorithm to connect new circuits and (iii) to compare
numerically different design architectures.
Note also that NIR networks were also investigated in [19, 20], where authors
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Figure 3: Three stage Clos network.
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Figure 4: Recursive construction of a Clos network
propose the new class of Log2(N, 0, p) networks, built with
√
N Banyan networks
of size N ×N . Their final cost, in terms of crosspoints, grows as θ(N1.5 logN)
(since the cost of Banyan networks is θ(N logN)), whereas the cost of the NIR
networks, proposed in [18] and considered in our work, grows as θ(N logN),
similarly to classical RNB networks.
The paper is organized as follows. In Sec. 2 we discuss the design of NIR
networks and in Sec. 3 we propose the corresponding routing algorithms. In
Sec. 4 we discuss the design of NIR networks that exploit output grouping.
Finally, in Sec. 5 we evaluate some examples of design. A preliminary version of
our work appeared in [21]; Sec. 4 and the results for output grouping in Sec. 5
extend [21].
2. Multi-stage switching networks
We consider the design of a N ×N circuit switch that is fully-connected and
non-blocking, hence it is always possible to connect any idle input to any idle
output. We evaluate the cost of the switch in terms of crosspoints (CX). A
basic module of size n ×m built with a crossbar has cost CX = nm. When
a new circuit must be established, the switching architecture can be [16] either
strictly non-blocking (SNB), i.e. the path to connect the circuit is established
without rerouting pre-existing active paths of former circuits, or rearrangeable
non-blocking (RNB), i.e. the path may require to rearrange pre-existing paths.
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Table 1: Synoptic view of candidate networks-(N,n) for AMDF.
Network Routing CX NIR Output
archit. algorithm grouping
SNB trivial 4nN − 2N + 2N2/n−N2/n2 yes yes
RNB Paull 2nN +N2/n no yes
NIR1 Conf-NIR1 2nN + 2N +N2/n+N2/n2 yes no
NIR2 Conf-NIR2 2nN +N2/n+ 4N + 2N2/n2 yes yes
x
y
x
y
x
y
Figure 5: Example of operations to rearrange the circuits through x without any interruption
by exploiting duplicated paths through y.
We consider a symmetric three-stage Clos network [16], depicted in Fig. 3,
built with N/n modules of size n× r at the I stage, r modules of size (N/n)×
(N/n) at the II stage and N/n modules of size r×n at the III stage. Depending
on r, Clos network shows different properties. The condition r = 2n−1 guaran-
tees SNB, with a trivial routing algorithm. Moreover, the condition r = n guar-
antees RNB behavior, when the Paull algorithm (described in [16]) is adopted.
The cost of RNB and SNB are reported in Table 1. Asymptotically, for N →∞,
it is well known that the cost of SNB networks is almost twice the cost of RNB:
CX(SNB) ≈ 2CX(RNB).
When the number of ports is very large, it is possible to adopt a recursive
contruction. Indeed, II-stage modules can be implemented with three stage Clos
networks. To ensure the SNB or the RNB property, the conditions described
above must be met at each recursive level. An example of a five stage Clos
network is depicted in Fig. 4.
2.1. NIR rearrangeable Clos networks
Quite recently, [18] has defined the class of non-interruptive rearrangeable
(NIR) networks, that are rearrangeable but, whenever adding a new circuit, pre-
existing circuits do not experience any electrical interruption. The basic idea
is to create duplicate paths through additional (with respect to RNB Clos net-
works) II-stage modules, following the sequence of operations shown in Fig. 5.
Interestingly, the condition r = n + 2 is enough to build NIR Clos networks;
thus, only two additional modules in the II stage (independently from the switch
size) are sufficient to observe an end-to-end behavior similar to SNB. The NIR
property is achieved thanks to duplicated paths through the two additional II-
stage modules, in order to “backup” all the paths that must be rearranged and
6
Figure 6: Example of output and input divertability for a 4× 4 basic module.
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Figure 7: NIR1 network obtained with recursive construction.
avoid interruptions. We will denote as NIR2 such class of NIR networks. The
corresponding cost, computed in Table 1, grows asymptotically as an RNB net-
work: CX(NIR2-(N,n)) ≈ CX(RNB-(N,n)). The notation “network-(N,n)”
refers to a N ×N network with (N/n) modules at the I and III stage. In addi-
tion, [18] has shown that it is possible to further reduce the number of II-stage
modules by setting r = n+ 1, i.e. with just one additional middle stage module,
and adopting a more complex routing algorithm. This architecture will be later
referred as NIR1 and Table 1 shows that CX(NIR1-(N,n)) ≈ CX(RNB-(N,n)).
Note that [18] showed that r ≥ n+ 1 is also a necessary condition for the NIR
property.
To support the NIR construction, it is necessary to create double paths
between I-stage modules and III-stage modules. Such modules must support
the property of output and input divertability, respectively. A switching network
is said to be output-divertable (input-divertable) if it is always possible to non-
interruptively append a new path from the input (output) of a given existing
path to some unused output (input) [18], as shown in Fig. 6. Note that a single
crossbar switch of size n×m provides, thanks to the available nm crosspoints,
both input and output divertability.
2.2. Recursive construction of large switches
To design networks with a very large number of ports, as for the AMDF
considered in the CO scenario, a modular and scalable design can be achieved
by a recursive construction. In this case, each II-stage module is implemented
through another multistage network.
Fig. 7 an 8 show the basic recursive rule to design NIR1 and NIR2 net-
works [18], respectively. “ID” stands for input-divertable network, and “OD”
stands for output-divertable network. In NIR1 networks, the II-stage modules
must be NIR1 to guarantee NIR behavior. On the contrary, in NIR2 networks,
II-stage modules are simply RNB networks. Note that the routing algorithms
must be carefully chosen to ensure NIR behavior, as discussed in Sec. 3.
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3. Routing in NIR1 and NIR2 networks
We propose two algorithms, Conf-NIR1 and Conf-NIR2, to route the cir-
cuits in NIR1 and NIR2 networks, respectively. Both of them (i) minimize the
reconfiguration time, by exploiting parallel operations, (ii) avoid interruptions
for pre-existing paths, by exploiting duplicated paths, and (iii) support output
grouping. These algorithms are based on the algorithms proposed in [18] and
work in an incremental way, by adding one circuit at the time.
We use a Paull matrix [16] to describe the operations of the algorithm. Let
Ωi be the set of modules of the i-stage and |Ωi| be the corresponding number
of modules. A Paull matrix describes in a compact way the active paths in a
three stages Clos network. It is a matrix M = [mij ] of size |Ω1| × |Ω3|, in which
each row corresponds to a I-stage module and each column corresponds to a
III-stage module; each element mij ⊆ Ω2 is the set all the II-stage modules used
to connect i ∈ Ω1 to j ∈ Ω3. For example, if II-stage module a ∈ mij , then
it exists a circuit whose path connects I-stage module i to III-stage module j
through a, i.e. the ith input of a is connected to its jth output.
As an example, consider the Paull matrix describing the sequences of op-
erations presented in Fig. 5. Here, the Paull matrix is a 3 × 3 matrix whose
elements mij ∈ {∅, x, y, (x, y)}, where mij = (x, y) means that I-stage module i
is connect to III-stage module j through both II-stage modules x and y; this no-
tation allows the description of duplicated paths across x and y. The evolution
of Paull matrix is the following: x ∅ ∅∅ x ∅
∅ ∅ x
 −→
 (x, y) ∅ ∅∅ (x, y) ∅
∅ ∅ (x, y)
 −→
 y ∅ ∅∅ y ∅
∅ ∅ y

Initially, Paull matrix contains only II-stage module x. To rearrange without
interrupting, the existing connection is duplicated through y by exploiting the
output (input) divertability of I-stage (III-stage) modules. Finally, x is discon-
nected from the network and will be used to duplicate the paths for the new
connections.
Before describing the algorithms to configure NIR1 and NIR2 networks, we
describe the classical Paull algorithm to configure RNB networks [16], since it
will be referred to later. The pseudocode of Paull algorithm when a new circuit
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*** Paull ***
function add-new-connection(m1 ∈ Ω1, m3 ∈ Ω3)
if exists (a ∈ Ω2 s.t. m1 9 a9 m3) // no need for rearrangement
connect m1 → a→ m3
else it exists (a, b ∈ Ω2 s.t. m1 9 a & m1 → b & a→ m3 & b9 m3) // rearrange
P =find-path(a, b,m1,m3) [s0]
detach(a ∈ P ), detach(b ∈ P ) [s1]
swap(a ∈ P, b ∈ P ) [s2]
connect m1 → a→ m3 [s3]
attach(a), attach(b) [s4]
end if
Figure 9: Pseudocode to add a new circuit from I-stage m1 to III-stage m3 in a RNB Clos
network using the classical Paull algorithm.
must be added from a free input of I-stage module m1 to a free output of III-
stage module m3 is provided in Fig. 9. Note that notation x → y, being x
and y modules in subsequent stages, refers to the presence of an active path
between the two modules; notation x 9 y means the opposite. When adding
a new circuit, two different situations can occur. The circuit can be directly
added if there exists a II-stage module a that is not already connected to m1
and to m3. Otherwise, it is necessary to rearrange the paths that are currently
passing through exactly 2 specific II-stage modules, namely a and b. Indeed,
there must exist two modules a and b such that m1 (m3) is not connect to a
(b) while it is connected b (a). From a and b, it is possible to defined an ab-
path as a sequence of elements in the Paull matrix in which a and b appear
and adjacent elements in the sequence correspond to different rows or columns;
this path includes all the active circuits that are rearranged to accommodate
the new connection. The key idea is to swap a and b along the ab-path (i.e.,
to rearrange the corresponding circuits) so that, at the end, a can be used to
satisfy the new connection.
At step s0, the Paull algorithm computes ab-path P . At step s1, a and b
modules are disconnected from the network to allow the reconfiguration. Then,
at step s2 the connections belonging to P and passing through a and b are
swapped. By construction, in s3, a can be now used to connect m1 to m3 and
accommodate the new connection. Finally, in step s4, a and b modules are
connected again through the network.
3.1. Circuit routing in a NIR1 network
Fig. 10 shows the pseudocode of the Conf-NIR1 algorithm we propose to
configure NIR1 networks, derived from [18]. When adding a new circuit, the al-
gorithm checks whether the network must be rearranged, exactly as in the Paull
algorithm. If it is not necessary to rearrange, the circuit is added by creating a
path along I-stage m1, II-stage a and III-stage m3; no interruption occurs for
pre-existing circuits. If it is necessary to rearrange the paths, the key idea is
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*** Conf-NIR1 ***
function add-new-connection(m1 ∈ Ω1, m3 ∈ Ω3)
let c ∈ Ω2 be the backup module
if exists (a ∈ Ω2 s.t. m1 9 a9 m3) // no need for rearrangement
connect m1 → a→ m3
else it exists (a, b ∈ Ω2 s.t. m1 9 a & m1 → b & a→ m3 & b9 m3) // rearrange
P =find-path(a, b,m1,m3) [s0]
duplicate(a ∈ P ⇒ c) [s1]
attach(c) [s2]
detach(a ∈ P ) [s3]
duplicate(b ∈ P ⇒ a), connect m1 → a→ m3 [s4]
attach(a) [s5]
detach(b ∈ P ) [s6]
duplicate(c ∈ P ⇒ b) [s7]
attach(b) [s8]
detach(c) [s9]
end if
Figure 10: Pseudocode to add a circuit from I-stage m1 to III-stage m3 in a NIR1 switch.
to swap a and b in the ab-path (i.e., to rearrange the corresponding circuits).
However, the major difference from the Paull algorithm is that the sequence of
operations allow now to use a “backup” module c to avoid disconnecting any
already established connection.
Fig. 11 shows an example of the steps in the algorithm, described through
the temporal evolution of Paull matrix, in the case a new circuit between the I-
stage module and the III-stage module corresponding to the position highlighted
by the circle. During step s0, the ab-path is computed; for completeness Fig. 11
reports both ab-path P (dotted) and the ba-path.
In details, during s1, all the paths passing through a and belonging to P
are replicated onto c; this requires the divertability of I-stage and III-stage
modules, since the paths must be duplicated to prevent interruption. In s2,
module c is connected to the I stage and to the III stage, and then all the paths
through a belonging to P are removed, by configuring properly m1 and m3.
During s4, the paths crossing b and included in P are duplicated through a; by
construction, this operation is always permitted. Concurrently, the new circuit
between m1 and m3 is established with the path through a, which is available
now. Afterwards, in s5, module a is connected to the remaining network. In s6,
the paths through b in P are removed and then b is used to duplicate the paths
through c. Finally, in s8 module b is again connected to the network and, during
the last step c, it is detached (i.e., disconnected from the remaining network) to
make it available for the future.
We now evaluate the configuration time of the algorithm. Let δ be the
maximum time to configure each single module; we assume that many paths
10
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Figure 11: Example of evolution of the Paull matrix in Conf-NIR1 when rearranging the
paths.
can be established/removed in parallel in the same module, i.e., connecting
x1 → y1 at the same time of x2 → y2 takes at most δ. We can claim:
Property 1. Let TR be the overall configuration time for a NIR1-(N,n) network
when adding a new circuit. Then: TR ≤ 9δ.
Proof. Note that each step s1 − s9 in Fig. 10 lasts no more than δ. Since all of
them must be operated sequentially to prevent interruptions, TR ≤ 9δ.
For a three stage network, the latter property shows that TR is independent
from the overall switch size N , whereas for more stages the configuration time
grows logarithmically with N . Indeed, in the case of recursive construction and
N = nk:
Property 2. Let TR be the overall configuration time for a NIR1-(n
k, n) net-
work, built with k − 1 recursive levels, when adding a new circuit. Then:
TR ≤ 9δ(k − 1) = 9δ
(
logN
log n
− 1
)
(1)
Proof. Referring to the pseudocode in Fig. 10, the connect operation in s4 re-
quires recursively applying connect to a smaller NIR1 network (labeled a in the
pseudocode). Instead, all the other steps require at most some constant time
≤ δ. Hence, the configuration time is increased by (at most) 9δ at each level of
recursion, thanks to Property 1. By construction, the number of factorization
levels is k − 1, being k = lognN , and (1) holds.
11
*** Conf-NIR2 ***
function add-new-connection(m1 ∈ Ω1, m3 ∈ Ω3)
let c, d ∈ Ω2 be the backup modules
if exists (a ∈ Ω2 s.t. m1 9 a9 m3) // no need for rearrangement
connect m1 → a→ m3
else it exists (a, b ∈ Ω2 s.t. m1 9 a & m1 → b & a→ m3 & b9 m3) // rearrange
P =find-path(a, b,m1,m3) [s0]
duplicate(a⇒ c), duplicate(b⇒ d) [s1]
attach(c), attach(d) [s2]
detach(a), detach(b) [s3]
duplicate(b ∈ P ⇒ a), duplicate(a ∈ P ⇒ b) [s4]
connect m1 → a→ m3 [s4]
attach(a), attach(b) [s5]
detach(c), detach(d) [s6]
end if
Figure 12: Pseudocode to add a circuit from I-stage m1 to III-stage m3 in a NIR2 switch.
As a conclusion, the configuration time in large NIR1 networks grows loga-
rithmically with the size of the network.
3.2. Circuit routing in a NIR2 network
Fig. 12 shows the pseudocode to route a new circuit in a NIR2 network and
Fig. 13 shows the Paull matrix evolution for an example. The key idea of Conf-
NIR2 is simply to use two backup modules c and d in the II stage to duplicate
the pre-existing paths, across a and b, that must be reconfigured. Now a and
b can be detached, reconfigured in isolation and then reconnected again to the
network. At the end, c and d are set free. Conf-NIR2 and Paull algorithm are
very similar; indeed, steps s1 − s4 of Conf-NIR2 substitute s1 − s2 of Paull to
exploit duplicated paths through c and d and avoid interruptions. Note that
paths are duplicated exploiting the divertability of the I and III stages during
s1 and s4.
Property 3. Let TR be the overall configuration time for a NIR2-(N,n) network
when adding a new circuit. Then: TR ≤ 6δ.
Proof. Each step of Conf-NIR2, except for s0, lasts at most δ. Each step si
includes all the operations that can be parallelized; each step accounts for δ and
the above property holds.
In the case of recursive construction and N = nk, we claim:
Property 4. Let TR be the overall configuration time for a NIR2-(n
k, n) net-
work, built with k − 1 recursive levels, when adding a new circuit. Then:
TR ≤ 6δ.
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Figure 13: Example of evolution of the Paull matrix in Conf-NIR2 when rearranging the
paths.
Proof. In the pseudocode of Fig. 12, during s2, s3, s5, s6 only I-stage and III-
stage modules are reconfigured. Instead, s1 and s4 require a recursive call to
the routing algorithm, but all the required operations occur in parallel. In s1
the reconfiguration of all modules internal to c and d occurs in parallel, since
c and d are isolated from the network, thus it lasts no more than δ. A similar
observation holds for a and b during s4. Thus each step si lasts no more than
δ and TR ≤ 6δ.
As a conclusion, in large NIR2 networks the configuration time is indepen-
dent from the size of the switch and from the number of recursion levels to build
the actual network. Comparing Property 2 with Property 4, it is clear that
NIR2 networks are superior to NIR1 in terms of reconfiguration time. This is a
crucial issue that must be considered when δ is not negligible.
4. NIR networks with port grouping
When a new circuit is added, a given input port must be switched to any
output port within a group of ports; this operation is relevant for AMDFs, as
discussed previously in Sec. 1.1. Indeed, output grouping allows to simplify the
design of multistage networks and reduce the final cost. Such reduction can be
easily achieved in classical three stage RNB Clos networks, as shown in [22].
Indeed, consider a N ×N RNB network, built with n×n modules at the III
stage. Now observe that each of them allows the selection of one specific output
among n. If a specific input must be connected to any output of a specific
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Figure 15: Example of k-restricted divertible module and its symbol.
III-stage module (i.e. within a group of size n), this is achieved independently
from the configuration of the III-stage module. Thus, the III-stage modules
can be removed and the II-stage modules are connected directly to the outputs,
according to some predefined configuration of the III-stage modules; this process
is denoted by “pruning”. Note that the routing algorithm remains unchanged
and runs on the “virtual” network, equivalent to the original Clos network
before pruning: when connecting a specific input to any output inside a group,
the algorithm connects the input to any idle output within the group, even if
the III stage has been pruned. Note that, to fully exploit the cost reduction due
to output grouping, the size of the group must be a multiple of n.
Consider now either a SNB or a NIR N ×N Clos network. In such a case,
III-stage modules are asymmetric and cannot be pruned as in the case of RNB
networks. However, they can be substituted with concentrators [16]. A (p+k)×p
concentrator allows connecting each specific input to any output among the p
ones that are currently available. Even if there exist different architectures [16]
to implement concentrators, NIR networks require concentrators implemented
according to the scheme shown in Fig. 14. This is equivalent to starting from
a (p + k) × p crossbar and then removing all active crosspoints. Then, place
the active crosspoints: (i) for a p × p subnetwork, in the intersections between
the horizontal line i and the vertical line i, for 1 ≤ i ≤ p, (ii) for the remaining
k× p subnetwork, in all the intersections. The final cost in terms of crosspoints
is reduced to p+kp, instead of p2 +kp of the initial crossbar. Fig. 14 shows two
examples of concentrators built according to such scheme, for the specific cases
of III-stage modules in a NIR1 network (k = 1) and NIR2 network (k = 1).
In the case of NIR networks, a generic concentrator does not support the
input-divertability required in the III stage to provide NIR operations. We
propose a new family of concentrators:
Definition 1. A network is said to be input k-restricted divertible if there exists
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Figure 16: NIR2-(N,n, n) network with output grouping.
a subset of k input ports denoted as backup ports and it is always possible to
add a new path, non-interruptively, from an output of a pre-existing connection
to any input backup port.
Equivalently, in an input k-restricted divertible network, a two-cast connec-
tion from output j to input i and i′ is always permitted, provided that i′ belongs
to the set of backup inputs, as shown in Fig. 15. An analog definition can be
devised for the output k-restricted divertible network.
Property 5. A (p + k) × p concentrator adopting the construction in Fig. 14
is input k-restricted divertible.
Proof. Define the k lower inputs as backup ports. By construction, the corre-
sponding kp lower crosspoints allow to add a new connection from any backup
input ports to any active output without any interruption.
Note that other concentrator architectures, known in the literature [16], do
not satisfy Property 5.
We now define the construction of NIR Clos networks supporting output
grouping. Let NIR-(N,n, g) be a NIR-(N,n) network supporting output group-
ing with group size g. For simplicity, we will consider the design of NIR-(N,n, n)
networks with g = n, even if an analogous methodology can be applied to generic
group sizes.
We start with a negative result:
Property 6. Consider a network built by substituting the III-stage modules of
an NIR1-(N,n) with input 1-restricted divertible concentrators. Such a network
is not NIR.
Proof. During step s1, s4, s7 in Conf-NIR1 of Fig. 10, it is necessary to duplicate
the path through the backup port c and two other modules a and b. This
is incompatible with a 1-restricted divertible concentrator, since it does not
support input divertability from any generic input port.
On the contrary, NIR2 networks support output grouping:
Property 7. Consider a NIR2-(N,n, n) network shown in Fig. 16, built by sub-
stituting the III-stage modules of an NIR2-(N,n) with input 2-restricted divert-
ible concentrators. Such a network is NIR when controlled by routing algorithm
Conf-NIR2.
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*** Design-NIR2-(nk, n, nh) ***
use NIR2-(nk, n, n) // at the first factorization level
for l = 2 to h // h− 2 factorization levels with concentrators
use RNB-(nk−l+1, n, n) at II-stage of RNB-(nk−l+2, n, n)
endfor
for l = (h+ 1) to (k− 1) // remaining factorization levels without concentrators
use RNB-(nk−l+1, n) at II-stage of RNB-(nk−l+2, n)
endfor
Figure 17: Pseudocode to design recursively a large nk×nk NIR2 network with output groups
of size nh, with 1 ≤ h < k.
Proof. In steps s2 and s6 in Conf-NIR2 of Fig. 12, always the same two modules
c and d are exploited. Now connect these two modules to the backup ports of
the 2-restricted divertible concentrators in the III stage. As a consequence,
Conf-NIR2 avoids interruptions.
It is possible to apply the recursive construction to design very large NIR2
networks, using the algorithm shown in Fig. 17. Indeed, we can start with an
NIR2 network with group size n and use, internally at the II stage, the recursive
RNB construction with concentrators, which support output grouping. At each
recursion level, the group size grows by a factor n. After h− 1 recursion levels,
the middle II-stage networks are classical RNB networks, recursively factorized
and not supporting output grouping.
4.1. Cost evaluation
We now evaluate the cost in terms of modules and crosspoints for NIR2
networks.
Property 8. Consider a 3-stage N × N NIR2 network, supporting groups of
size n and built with basic modules of size n× n and n× (n+ 2). Assume N is
an integer multiple of n. The cost in terms of crosspoints is:
CX(NIR2− (N,n, n)) = nN +N2/n+ 5N + 2N2/n2
Proof. Referring to Fig. 16, by construction, the I stage is built with N/n mod-
ules of size n × (n + 2), the II stage with n + 2 modules of size n × n and the
III stage with N/n concentrators of size (n + 2) × n with output group size n.
By summing each contribution:
CX(NIR2− (N,n, n)) = N
n
n(n+ 2) + (n+ 2)
(
N
n
)2
+
N
n
(n+ 2n)
= nN +N2/n+ 5N + 2N2/n2
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For large networks:
Property 9. Consider a N×N NIR2 network with N = nk, supporting groups
of size nh (with 1 ≤ h < k) and built recursively with basic modules of size n×n
and n× (n+ 2).The cost in terms of crosspoints is:
CX(NIR2− (nk, n, nh)) = ((2k − h)(n+ 2)− 2n+ 1)nk
= N((2 lognN − h)(n+ 2)− 2n+ 1)
Proof. According to the design algorithm in Fig. 17, given N = nk, the total
number of stages is 2k − 1 and the number of factorization levels is actually
k − 1. At the first level, the I stage is built with nk−1 modules, supporting
output divertability, of size n × (n + 2); the III stage with nk−1 concentrators
of size (n + 2) × n; the II stage with n + 2 RNB networks of size nk−1 × nk−1
supporting output groups of size nh−1. Let CNIR2(n, g) and CRNB(n, g) be
the cost in terms of crosspoints for, respectively, a NIR2 network and a RNB
network of size n× n and output groups of size n. Hence,
CNIR2(n
k, nh) = nk−1n(n+ 2) + nk−1(n+ 2n) + (n+ 2)CRNB(nk−1, nh−1)
= nk−1(n2 + 5n) + (n+ 2)CRNB(nk−1, nh−1) (2)
Now consider the recursive construction of a generic RNB network of size nk,
supporting output grouping with group size nh:
CRNB(n
k, nh) = nk−1(n2) + nCRNB(nk−1, nh−1)
= nk+1 + nCRNB(n
k−1, nh−1) = 2nk+1 + n2CRNB(nk−2, nh−2)
Solving the recurrence equation by the substitution method, it can be shown:
CRNB(n
k, nh) = snk+1 + nsCRNB(n
k−s, nh−s) (3)
for 0 ≤ s ≤ h, i.e. for the first h factorization levels. By setting s = h and
substituting k with k − 1 and h with h− 1:
CRNB(n
k−1, nh−1) = (h− 1)nk + nh−1CRNB(nk−h, 1) (4)
Now, in the last factorization levels, the RNB network CRNB(n
k−h, 1) is a
standard RNB network without grouping, which generalizes the construction of
Benes networks for basic modules of size n×n instead of 2×2. It can be shown
that, similarly to Benes networks:
CRNB(n
k−h, 1) = (2(k − h)− 1)nk−h+1 (5)
By combining (4) and (5)
CRNB(n
k−1, nh−1) = (h− 1)nk + nh−1(2(k − h)− 1)nk−h+1
= (2k − h− 2)nk (6)
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Table 2: Cost in crosspoints for networks supporting output grouping; N = nk for recursively
factorized networks.
Network CX
RNB-(N,n, n) nN +N2/n
NIR2-(N,n, n) nN +N2/n+ 5N + 2N2/n2
RNB-(nk, n, nh), 1 ≤ h < k Nn(2 lognN − h− 1)
NIR2-(nk, n, nh), 1 ≤ h < k N((2 lognN − h)(n+ 2)− 2n+ 1)
which can be used in (2) to get
CNIR2(n
k, nh) = nk−1(n2+5n)+(n+2)nk(2k−h−2) = nk((n+2)(2k−h)−n+1)
Note that Property 9 implies that, for large N , the cost in terms of cross-
points of a NIR2 with grouping grows asymptotically as (2nN lognN). Now
observe that, thanks to (6), for a RNB network with grouping
CRNB(n
k, nh) = (2(k + 1)− (h+ 1)− 2)nk+1 = (2 lognN − h− 1)nN
which tends to (2nN lognN) for N →∞, i.e. the NIR2 network with grouping
grows asymptotically as a RNB Clos network with grouping. This implies the
cost efficiency of the design construction considered in our paper.
Finally, Table 2 summarizes the costs of NIR2 and RNB networks, support-
ing output grouping.
When evaluating the cost reduction achievable in NIR2 network when sup-
porting output grouping:
Property 10. The relative cost of NIR2 networks with output grouping is
CX(NIR2-(n
k, n, nh))
CX(NIR2-(nk, n))
=
(2k − h) (n+ 2)− (n− 1)
(2k − 1) (n+ 2) (7)
for any 1 ≤ h < k.
Proof. It can be easily shown that:
CX(NIR2(n
k, n)) = 2n(n+ 2)nk−1 + (n+ 2)CX(RNB − (nk−1, n))
= nk(n+ 2)(2k − 1) (8)
Now divide the cost evaluated in Property 9 by (8) to get the assertion.
We now evaluate how (7) asymptotically behaves, when the group size scales
linearly with the switch size:
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Property 11. Assume nh = αnk for some fixed α < 1, and k − h = − log(α):
lim
k→∞
CX(NIR2-(n
k, n, nh))
CX(NIR2-(nk, n))
=
1
2
Proof. From (7):
lim
N→∞
(k − log(α))(n+ 2)− n+ 1
(2k − 1)(n+ 2) = 0.5
Property 11 implies that the maximum achievable cost reduction in NIR2
networks is 50% thanks to output grouping, which may be a relevant reduction
from a practical point of view.
5. Examples of designs for NIR networks
We assume that the overall switch is built using a single basic physical mod-
ule (denoted as PHY-M). We assume that a single PHY-M modules can imple-
ment either a k×k module with output/input divertability, or a k× (k+1) and
(k+1)×k module with output/input divertability (needed for NIR1 networks),
or a k× (k+ 2) and (k+ 2)× k module with output/input divertability (needed
for NIR2 networks). Finally, we evaluate the design using PHY-M with k be-
tween 16 and 128, which are realistic values for the new technologies adopted
in our scenario [12]. We can define two topologies:
• logical topology, describing the interconnection network in terms of the
logical modules (denoted as LOG-M), obtained by the (recursive) con-
struction discussed in Sec. 2 and Sec. 4.
• physical topology, mapping each LOG-M to one or more PHY-Ms, accord-
ing to standard packing techniques, optimized to minimize the number of
needed PHY-Ms. For example, a PHY-M can implement many (smaller)
LOG-Ms by reserving different group of ports to each LOG-M. As second
example, a larger LOG-M can be implemented by interconnecting many
PHY-M according to a Clos or crossbar topology.
In the following results, the mapping between logical topology and physical
topology has been optimized to minimize the total number of PHY-Ms, hence
the final cost.
5.1. NIR networks without output grouping
We present a numerical analysis of the design of NIR1 and NIR2 networks.
In particular, we investigate how different design methodologies impact on the
final cost and we identify the most convenient conditions to exploit NIR2 rather
than NIR1 architectures. We consider N ×N networks, with N ∈ [k2, 2 · 105],
with k being the size of PHY-M.
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Figure 18: Number of PHY-Ms needed for NIR2-(N, k) networks.
Fig. 18 shows the cost of NIR2 networks, measured in terms of number of
PHY-Ms (denoted as CM ), for different values of k and N . All the points in
the graph have not been interpolated and correspond to actual values of N .
As expected, a larger k implies lower cost in terms of PHY-Ms. However, the
difference between different curves is variable, due to the packing strategy to
map the logical topology into the physical one; indeed, PHY-Ms can have some
unused crosspoints, and this level of “waste” depends on k and N . Hence, the
optimal choice of k depends on the actual cost (in monetary terms) of each
PHY-M and the specific values of N . Similar results have been observed for
NIR1 networks, as shown in Fig. 19.
A comparative analysis between NIR1 and NIR2 networks is reported in
Fig. 20, which shows the ratio between the corresponding costs in PHY-Ms.
Also in this figure, the points have not been interpolated. Both architectures
present similar costs, varying at most by 10%; this behavior depends on the
specific values of N and k. Interestingly, for N ≥ 20, 000, NIR2 networks show
either lower costs or higher costs less than 1%, with respect to NIR1 networks.
This means that all the benefits of NIR2 networks (lower configuration time
and output grouping support) are achieved for the network architecture with
(almost) minimum cost.
5.2. NIR networks with output grouping
We now investigate the cost benefits due to output grouping. Table 3 shows
the relative cost of NIR2 networks with output grouping with respect to NIR2
networks without output grouping. Note that group size equal to one means
that no output grouping is supported. Furthermore, cost ratios for g = 1 are
1.0 by construction and they are shown here just for the sake of clearness. The
first two blocks of lines refer to symmetric networks, and the relative costs have
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Figure 19: Number of PHY-Ms needed for NIR1-(N, k) networks.
been evaluated according to (7). The last block of lines refers to asymmetric
networks, and the relative cost has been obtained by extending the method-
ologies discussed in the Sec. 4 for these cases. Note that the 4096 × 6544 size
has been chosen to approximate a realistic ratio between user ports and car-
rier ports in operational MDFs. In all such cases, exploiting output grouping
allows to reduce costs relevantly, even if the group size is relatively small. For
example, in a 32768× 32768 switch, by distributing the outputs in 32 groups of
1024, the final cost is just 82% of the original cost without grouping. Note that
this group granularity is more than enough to support 32 different DSLAMs,
0.95
1
1.05
1.10
 0  20  40  60  80  100  120  140  160  180  200
C M
(N
IR
1)/
C M
(N
IR
2)
N/103
n=16
n=32
n=64
n=128
Figure 20: Ratio between the cost of NIR1 and NIR2 networks.
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Table 3: Numerical examples showing the cost reduction due to output grouping in NIR2
networks.
Network N Basic module n Group size g
CX(NIR2− (N,n, g)
CX(NIR2− (N,n))
1024× 1024 32 1 1.00
1024× 1024 32 32 0.70
32768× 32768 32 1 1.00
32768× 32768 32 32 0.82
32768× 32768 32 1024 0.62
4096× 6544 16 1 1.00
4096× 6544 16 16 0.89
4096× 6544 16 256 0.60
or the classical 4-6 carriers present in a CO, in which each carrier is assigned a
set of groups (with minimum granularity 1024 ports) depending on their actual
service offer.
6. Conclusions
We have addressed the design of non-interruptive rearrangeable (NIR) net-
works in the specific scenario of next-generation large AMDFs located in the
access network. We have considered two multi-stage architectures, denoted as
NIR1 and NIR2 networks.
Regarding NIR1 networks, we have proposed a routing algorithm, denoted
as Conf-NIR1, to minimize the configuration time. We have shown that the
configuration time grows logarithmically with the size of the switch, and that
NIR1 networks cannot exploit output grouping to minimize final costs. To
the contrary, we have shown that NIR2 networks, if controlled by our routing
algorithm Conf-NIR2, show a constant configuration time independent from the
switch size, and exploit the relevant cost reduction due to output grouping.
Finally, comparing total costs of NIR1 and NIR2 networks, NIR2 costs are
lower than NIR1 costs in most of the scenarios. As a conclusion of our inves-
tigations, we believe that NIR2 networks will be the reference architectures for
the next generation AMDFs, outperforming classical rearrangeable networks at
almost no extra cost.
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